Renesas Evaluation Boards User Forum
[ Post a Response | Renesas Evaluation Boards User Forum ]
Re: SCI, H8S, H82134
Posted by Dexter on October 27, 2003, 13:12:42, in reply to "SCI, H8S, H82134"
You do not have to disable the TIE bit to prevent further interrupts, although it would make sense to do so. The TIE bit is set to enable transmit interrupt, an interrupt then occurs if the TDRE flag is set. This occurs when When data is transferred from TDR to TSR and data can be written to TDR. So if you are no longer sending data and TDRE is cleared then no interrupts will be activated. The interrupt is level triggered by the TDRE flag.|
: I'm using the SCI with TXI interrupt
: without DTC. When the TDRE bit is set
: and the TXI is invoked, but there are
: no more data to send: Do I have to
: disable the TXI with TIE=0 to prevent
: further TXI interrupts or not. With
: other words: Is the TXI level
: triggered or edge triggerd by the
: TDRE bit?
: I know the SCI error inerrupts are
: level triggered by their bits
Evaluation Kit SupportHosted for FREE by Boardhost.
Renesas Evaluation Boards are intended for evaluation of Renesas microprocessors only, not as development tools.
Create your own free message board!