Posted by John O'Connor Re: Section 16.3 of SH7040 Series Hardware Manual ADE-602-117D Rev.5.0 3/19/00 In Section 16.3, 'Interface with the CPU', on page 573, it gives the impression that ADDRA0 must be, and can only be, read correctly in byte size. Then a few lines later it says 'In addition, when reading ADDR in word size, upper byte is automatically read before the lower byte.' There may be an ambiguity or contradiction here? I am having trouble reading an A/D Conversion result from ADDRA0. Also, I think I am having some strange behaviour of the mid-speed A/D0 module. I input 2Vdc to channel AN1. When I run a sort program to make a single A/D conversion, the first result in ADDRB0 is reasonably correct, but if I run the program again from reset a few times in quick succession, the results climbs up and eventually stops at maximum FFC. If I wait a minute or so and run again, the result drops down, but then climbs up to FFC again with a few quick runs from reset. I have tried channels AN0 and AN1 and behaviour is same. The I/P voltage is very constant at 2Vdc on the CRO. Anyone experienced this behaviour? or can anyone offer any advice? Regards, John O'Connor
![]()
on November 8, 2002, 20:24:59
217.159.1.60
Hello,
Message Thread
![]()
« Back to index
Evaluation Kit Support
Renesas Evaluation Boards are intended for evaluation of Renesas microprocessors only, not as development tools.